View IS63LV1024_290008.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IS63LV1024L
128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT
FEATURES
* High-speed access times: 8, 10, 12 ns * High-performance, low-power CMOS process * Multiple center power and ground pins for greater noise immunity * Easy memory expansion with CE and OE options * CE power-down * Fully static operation: no clock or refresh required * TTL compatible inputs and outputs * Single 3.3V power supply * Packages available: - 32-pin 300-mil SOJ - 32-pin 400-mil SOJ
ISSI
AUGUST 2002
(R)
- 32-pin TSOP (Type II) - 32-pin STSOP (Type I) - 36-pin BGA (8mmx10mm)
DESCRIPTION
The ISSI IS63LV1024L is a very high-speed, low power, 131,072-word by 8-bit CMOS static RAM in revolutionary pinout. The IS63LV1024L is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices. When CE is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 W (typical) with CMOS input levels. The IS63LV1024L operates from a single 3.3V power supply and all inputs are TTL-compatible.
FUNCTIONAL BLOCK DIAGRAM
A0-A16
DECODER
128K X 8 MEMORY ARRAY
VCC GND I/O DATA CIRCUIT
I/O0-I/O7
COLUMN I/O
CE OE WE CONTROL CIRCUIT
Copyright (c) 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
1
IS63LV1024L
PIN CONFIGURATION
32-Pin SOJ
ISSI
PIN CONFIGURATION
32-Pin TSOP (Type II) (T) 32-Pin STSOP (Type I) (H)
(R)
A0 A1 A2 A3 CE I/O0 I/O1 Vcc GND I/O2 I/O3 WE A4 A5 A6 A7
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
A16 A15 A14 A13 OE I/O7 I/O6 GND Vcc I/O5 I/O4 A12 A11 A10 A9 A8
A0 A1 A2 A3 CE I/O0 I/O1 Vcc GND I/O2 I/O3 WE A4 A5 A6 A7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 A16 A15 A14 A13 OE I/o7 I/O6 GND Vcc I/O5 I/O4 A12 A11 A10 A9 A8
PIN DESCRIPTIONS
A0-A16 CE OE WE I/O0-I/O7 Vcc GND Address Inputs Chip Enable Input Output Enable Input Write Enable Input Bidirectional Ports Power Ground
PIN CONFIGURATION
36-mini BGA (B) (8 mm x 10 mm)
1 2 3 4 5 6
A B C D E F G H
A0 I/O4 I/O5 GND Vcc I/O6 I/O7 A9
A1 A2
NC WE NC
A3 A4 A5
A6 A7
A8 I/O0 I/O1 Vcc GND
NC OE A10 CE A11
NC A16 A12 A15 A13
I/O2 I/O3 A14
2
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
IS63LV1024L
TRUTH TABLE
Mode Not Selected (Power-down) Output Disabled Read Write WE X H H L CE H L L L OE X H L X I/O Operation High-Z High-Z DOUT DIN Vcc Current ISB1, ISB2 ICC1, ICC2 ICC1, ICC2 ICC1, ICC2
ISSI
(R)
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM TBIAS TSTG PT Parameter Terminal Voltage with Respect to GND Temperature Under Bias Storage Temperature Power Dissipation Value -0.5 to Vcc + 0.5 -55 to +125 -65 to +150 1.0 Unit V C C W
Notes: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
OPERATING RANGE
Range Commercial Industrial Ambient Temperature 0C to +70C -40C to +85C VCC 3.3V 0.3V 3.3V 0.15V
DC ELECTRICAL CHARACTERISTICS (Over Operating Range)
Symbol Parameter VOH VOL VIH VIL ILI ILO Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage(1) Input Leakage Output Leakage GND VIN VCC GND VOUT VCC, Outputs Disabled Com. Ind. Com. Ind. Test Conditions VCC = Min., IOH = -4.0 mA VCC = Min., IOL = 8.0 mA Min. 2.4 -- 2.2 -0.3 -1 -5 -1 -5 Max. -- 0.4 VCC + 0.3 0.8 1 5 1 5 Unit V V V V A A
Notes: 1. VIL = -3.0V for pulse width less than 10 ns.
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
3
IS63LV1024L
POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)
Symbol Parameter ICC1 ISB Vcc Operating Supply Current TTL Standby Current (TTL Inputs) TTL Standby Current (TTL Inputs) CMOS Standby Current (CMOS Inputs) Test Conditions VCC = Max., CE = VIL IOUT = 0 mA, f = Max. VCC = Max., VIN = VIH or VIL CE VIH, f = Max VCC = Max., VIN = VIH or VIL CE VIH, f = 0 VCC = Max., CE VCC - 0.2V, VIN VCC - 0.2V, or VIN 0.2V, f = 0 Com. Ind. Com. Ind. Com. Ind. Com. Ind. -8 ns Min. Max. -- -- -- -- -- -- -- -- 100 110 35 40 15 20 1 1.5 -10 ns Min. Max. -- -- -- -- -- -- -- -- 95 105 30 35 15 20 1 1.5
ISSI
-12 ns Min. Max. -- -- -- -- -- -- -- -- 90 100 25 30 15 20 1 1.5
(R)
Unit mA mA
ISB1
mA
ISB2
mA
Notes: 1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
CAPACITANCE(1,2)
Symbol CIN CI/O Parameter Input Capacitance Input/Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 6 8 Unit pF pF
Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions: TA = 25C, f = 1 MHz, Vcc = 3.3V.
4
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
IS63LV1024L
READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)
Symbol Parameter Read Cycle Time Address Access Time Output Hold Time CE Access Time OE Access Time -8 ns Min. Max. 8 -- 2 -- -- 0 0 3 0 0 -- -- 8 -- 8 4 -- 4 -- 4 -- 8 -10 ns Min. Max. 10 -- 2 -- -- 0 0 3 0 0 -- -- 10 -- 10 5 -- 5 -- 5 -- 10
ISSI
-12 ns Min. Max. 12 -- 2 -- -- 0 0 3 0 0 -- -- 12 -- 12 6 -- 6 -- 6 -- 12 Unit ns ns ns ns ns ns ns ns ns ns ns
(R)
tRC tAA tOHA tACE tDOE
tLZOE(2) OE to Low-Z Output tHZOE(2) OE to High-Z Output tLZCE tPU tPD
(2) (2)
CE to Low-Z Output CE to High-Z Output CE to Power Up Time CE to Power Down Time
tHZCE
Notes: 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and C1 output loading specified in Figure 1. 2. Tested with the C2 load in Figure 1. Transition is measured 500 mV from steady-state voltage. Not 100% tested.
AC TEST CONDITIONS
Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Levels Output Load Unit 0V to 3.0V 3 ns 1.5V See Figures 1a and 1b
AC TEST LOADS
317
ZOUT = 50 OUTPUT 50 VT = 1.5V
Figure 1 Figure 2
3.3V
OUTPUT 5 pF Including jig and scope 351
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
5
IS63LV1024L
AC WAVEFORMS READ CYCLE NO. 1(1,2)
t RC
ADDRESS
ISSI
(R)
t AA t OHA
DOUT
PREVIOUS DATA VALID
t OHA
DATA VALID
READ1.eps
READ CYCLE NO. 2(1,3)
t RC
ADDRESS
t AA
OE
t OHA
t DOE
CE
t HZOE
t LZOE t ACE t LZCE t HZCE
DATA VALID
CE_RD2.eps
DOUT
HIGH-Z
Notes: 1. WE is HIGH for a Read Cycle. 2. The device is continuously selected. OE, CE = VIL. 3. Address is valid prior to or coincident with CE LOW transitions.
6
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
IS63LV1024L
WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)
Symbol Parameter Write Cycle Time CE to Write End Address Setup Time to Write End Address Hold from Write End Address Setup Time
(1)
ISSI
-8 ns Min. Max. 8 7 8 0 0 7 8 5 0 -- 3 -- -- -- -- -- -- -- -- -- 4 -- -10 ns Min. Max. 10 7 8 0 0 7 10 5 0 -- 3 -- -- -- -- -- -- -- -- -- 5 -- -12 ns Min. Max. 12 8 8 0 0 8 12 6 0 -- 3 -- -- -- -- -- -- -- -- -- 6 -- Unit ns ns ns ns ns ns ns ns ns ns ns
(R)
tWC tSCE tAW tHA tSA tPWE1 tSD tHD tHZWE
(2)
WE Pulse Width (OE High) WE Pulse Width (OE Low) Data Setup to Write End Data Hold from Write End WE LOW to High-Z Output WE HIGH to Low-Z Output
tPWE2(2)
tLZWE(2)
Notes: 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a. 2. Tested with the load in Figure 1b. Transition is measured 500 mV from steady-state voltage. Not 100% tested. 3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
AC WAVEFORMS WRITE CYCLE NO. 1(1,2 (CE Controlled, OE = HIGH or LOW)
t WC
ADDRESS
VALID ADDRESS
t SA
CE
t SCE
t HA
WE
t AW t PWE1 t PWE2 t HZWE t LZWE
HIGH-Z
DOUT
DATA UNDEFINED
t SD
DIN
t HD
DATAIN VALID
CE_WR1.eps
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
7
IS63LV1024L
AC WAVEFORMS WRITE CYCLE NO. 2(1) (WE Controlled, OE = HIGH during Write Cycle)
t WC
ADDRESS
VALID ADDRESS
ISSI
(R)
t HA
OE
CE
LOW
t AW t PWE1
WE
t SA
DOUT
DATA UNDEFINED
t HZWE
HIGH-Z
t LZWE
t SD
DIN
t HD
DATAIN VALID
CE_WR2.eps
WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)
t WC
ADDRESS
VALID ADDRESS
OE CE
LOW
t HA
LOW
t AW t PWE2
WE
tSA
DOUT
DATA UNDEFINED
t HZWE
HIGH-Z
t LZWE
t SD
DIN
t HD
DATAIN VALID
CE_WR3.eps
Notes:
1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write. 2. I/O will assume the High-Z state if OE * VIH.
8
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
IS63LV1024L
ORDERING INFORMATION Commercial Range: 0C to +70C
Speed (ns) 8 Order Part No. IS63LV1024L-8T IS63LV1024L-8H IS63LV1024L-8J IS63LV1024L-8K IS63LV1024L-8B IS63LV1024L-10T IS63LV1024L-10J IS63LV1024L-10K IS63LV1024L-10B IS63LV1024L-12T IS63LV1024L-12H IS63LV1024L-12J IS63LV1024L-12K IS63LV1024L-12B Package TSOP (Type II) STSOP (Type I) (8mm x13.4mm) 300-mil Plastic SOJ 400-mil Plastic SOJ mBGA(8mmx10mm) TSOP (Type II) 300-mil Plastic SOJ 400-mil Plastic SOJ mBGA(8mmx10mm) TSOP (Type II) STSOP (Type I) (8mm x13.4mm) 300-mil Plastic SOJ 400-mil Plastic SOJ mBGA(8mmx10mm)
ISSI
(R)
10
12
Industrial Range: -40C to +85C
Speed (ns) 8 Order Part No. IS63LV1024L-8TI IS63LV1024L-8JI IS63LV1024L-8KI IS63LV1024L-8BI IS63LV1024L-10TI IS63LV1024L-10HI IS63LV1024L-10JI IS63LV1024L-10KI IS63LV1024L-10BI IS63LV1024L-12TI IS63LV1024L-12JI IS63LV1024L-12KI IS63LV1024L-12BI Package TSOP (Type II) 300-mil Plastic SOJ 400-mil Plastic SOJ mBGA(8mmx10mm) TSOP (Type II) STSOP (Type I) (8mm x13.4mm) 300-mil Plastic SOJ 400-mil Plastic SOJ mBGA(8mmx10mm) TSOP (Type II) 300-mil Plastic SOJ 400-mil Plastic SOJ mBGA(8mmx10mm)
10
12
Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774
Rev. B 08/07/02
9

▲Up To Search▲

Price & Availability of IS63LV1024

	To Download IS63LV1024 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .